

XNoTs: Crossbar-Connected Multi-Layer Topologies for 3-D NoCs


Hiroki Matsutani†, Michihiro Koibuchi, and Hideharu Amano

†Keio University, 3-4-1, Hiyoshi, Kohoku-ku, Yokohama, JAPAN 223-8522


E-mail: matutani@am.ics.keio.ac.jp




3-D Network-on-Chips: several small-sized wafers are connected with through-wafer vias (high-speed & density)




3D-Mesh is used in 3-D NoCs (narrow range of choice)



XNoTs for 3-D NoCs: vertically-arranged routers and cores are tightly coupled with a single crossbar switch




Examples: each tier can be independently customized




Deadlock-free routing for XNoTs:

- 1) Intra-tier transfer: use existing routing on each tier
- 2) Inter-tier transfer: prohibit turns from a lower-numbered tier to a higher-numbered tier



Average hop count of XNoTs is shorter than 3-D mesh/torus, because of inter-tier crossbar switches

Throughput of XNoTs is comparable to 3D-mesh/torus




Grid-based XNoTs

Grid-based XNoTs


Network size is 64-core (16-core x 4-tier); Latency is 3-cycle per 1-hop; Packet size is 16-flit with 1-flit header

Implementation of inter-tier crossbar switches




A single crossbar switch is decomposed and distributed across tiers

Network logic area & Energy consumption of XNoTs are better than equivalent 3-D topology (mesh/torus)



Network logic area



Energy consumption

Routers, NIs, inter-tier vias, and crossbars @ 0.18µm

Gate-level power analysis with routers & NIs @ 250MHz

Summary: XNoTs for 3-D NoCs

Narrow range of choice for 3-D topologies, except for 3-D mesh

- 1) Various types of XNoTs (mesh- & tree-based) can be created
- 2) Better average hop count, and comparable throughput
- 3) Smaller network logic area, and less energy consumption