Keio University

Accelerating Anomaly Detection Algorithms on FPGA-Based High-Speed NICs

Hiroki Matsutani

Dept. of ICS, Keio University

http://www.arc.ics.keio.ac.jp/~matutani

August 2nd, 2018 International Forum on MPSoC for Software-Defined Hardware (MPSoC'18) 1

Accelerator design for big data



Today's talk: Online learning



Offline vs. Online learning



Online learning approaches

ChangeFinder:

Outlier and change point detections on time-series

data

AR-model based

Next value X_t is predicted based on recent p values

Neural network

Online sequential learning for SLFN (input, hidden, and output layers)







- 10GbE NIC datapath by Verilog HDL
- Application logic in wrapper in HLS



• Throughput: 83.4% of 10GbE line rate



Online learning approaches

ChangeFinder:

Outlier and change point detections on time-series

data

AR-model based

Next value X_t is predicted based on recent p values

OS-ELM : Single hidden layer neural network (SLFN)

Neural network

Online sequential learning for SLFN (input, hidden, and output layers) [N. Liang, TNN 2006]



Online learning + unsupervised



Online learning + unsupervised

Learn vibration pattern of fan <u>+ noise</u>



Summary: Online learning FPGA



References (1/2)

- Outlier detection on 10GbE FPGA NIC
 - Ami Hayashi, et.al., "An FPGA-Based In-NIC Cache Approach for Lazy Learning Outlier Filtering", PDP 2017.
 - Ami Hayashi, et.al., "A Line Rate Outlier
 Filtering FPGA NIC using 10GbE Interface", ACM Comp Arch News (2015).
- Change-point detection on FPGA NIC
 - Takuma Iwata, et.al., "Accelerating Online Change-Point Detection Algorithm using 10GbE FPGA NIC", HeteroPar 2018.

References (2/2)

- Online sequential unsupervised anomaly detector on FPGA
 - Mineto Tsukada, et.al., "OS-ELM-FPGA: An FPGA-Based Online Sequential Unsupervised Anomaly Detector", HeteroPar 2018.

Thank you for listening

Acknowledgement: This work is supported by JST CREST JPMJCR1785