Keio University



Interconnect Enhances Architecture: Evolution of Wireless NoC from Planar to 3D

3D WiNoC Architectures

Hiroki Matsutani Keio University, Japan

Sep 18th, 2014

Hiroki Matsutani, "3D WiNoC Architectures", Special Session at NOCS'14

Outline: Wireless 3D NoC architectures

- Wireless 3D NoCs (3D WiNoCs) [8min]
 Wireless 3D IC technology [Matsutani,NOCS'11]
 3D WiNoC design example (65nm)
- Routing & topology exploration [8min]
 - Spanning tree optimization for irregular WiNoCs
 - Power management via vertical ON/OFF links [Matsutani,ASPDAC'13]
- Adding random NoC chip for 3D WiNoCs [5min]
 - Adding randomness induces small-world effects
 - Adding random NoC chip to NoC-less 3D ICs

[Matsutani,DATE'14]

• Summary [1min] Hiroki Matsutani, "3D WiNoC Architectures", Special Session at NOCS'14 2

Design cost of LSI is increasing

- System-on-Chip (SoC)
 - Required components are integrated on a single chip
 - Different LSI must be developed for each application
- System-in-Package (SiP) or 3D IC
 - Required components are stacked for each application

By changing the chips in a package, we can provide a wider range of chip family with modest design cost



3D IC technology for going vertical



Wireless 3D NoC (3D WiNoC)



An example: Cube-1 (2012)

- Test chips for building-block 3D systems
 - Two chip types: Host CPU chip & Accelerator chip
 - We can customize number & types of chips in SiP

[Miura, IEEE Micro 13]

- Cube-1 Host CPU chip
 - Two 3D wireless routers
 - MIPS-like CPU
- Cube-1 Accelerator chip
 - Two 3D wireless routers
 - Processing element array

Hiroki Matsutani, "3D WiNoC Architec



We can change the number and types of chips in a package according to application requirements



Either vertical P2P links or broadcast bus can be formed for 3D WiNoC

- Vertical point-to-point link between adjacent chips



Outline: Wireless 3D NoC architectures

- Wireless 3D NoCs (3D WiNoCs) [8min]
 - Wireless 3D IC technology
 - 3D WiNoC design example (65nm)

[Matsutani,NOCS'11] [Miura,IEEE Micro 13]

- Routing & topology exploration [8min]
 - Spanning tree optimization for irregular WiNoCs
 - Power management via vertical ON/OFF links
- Adding random NoC chip for 3D WiNoCs [5min]
 - Adding randomness induces small-world effects
 - Adding random NoC chip to NoC-less 3D ICs

[Matsutani,DATE'14]

• Summary [1min] Hiroki Matsutani, "3D WiNoC Architectures", Special Session at NOCS'14 9

Big picture: Wireless 3D NoC

- Arbitrary chips are stacked after fabrication
 - Each chip has vertical links at pre-specified locations, but we do not know internal topology of each chip
 - Some chips may not have horizontal NoC (vertical link only)



Wireless 3D NoC: Up*/down* routing

- Up*/down* (UD) routing
 - Irregular network routing
 - A root node is selected
 - Direction (up or down) is assigned
 - Packets go up and then go down Chip 2
- Example: 4 chips



[Schroeder, JSAC'91]

Chip 3

Chip 1



The best spanning tree root is selected by exhaustive or heuristic using communication traces (9sec for 64-tile)

Wireless 3D NoC: UD routing w/ VCs

• UD routing with multiple VCs

[Koibuchi, ICPP'03] [Lysne, TPDS'06]

- Each layer (VC) has its own spanning tree
- Packets can transit multiple layers in descent order



Full-system simulations: Topology

Among 1,000 random topologies, one with the most typical hop count value is selected for the full-system evaluation

- Each tile has router and core (e.g., processor or caches)
- Each horizontal link appears with 50% (H50)
- Each vertical link appears with 100% (V100)



Full-system simulations: Gem5

- H50-V100 topology (most typical one among 1,000)
 - Each horizontal link appears with 50% (H50)
 - Each vertical link appears with 100% (V100)



Table 1: Simulation parameters

Processor architecture	X86-64
L1\$ size & latency	32K / 1cycle
L2\$ size & latency	256K / 6cycle
Memory size & latency	4G / 160cycle
Router latency	[BW] [VSA] [ST] [LT]
Router buffer size	5-flit per VC
Protocol	MOESI directory (3VC)

Table 2: Application programs

NPB (BT, CG, EP, FT, IS, LU, MG, SP, UA)

8 CPUs, 32 L2\$ banks, and 4 memory controllers

Hiroki Matsutani, "3D WiNoC Architectures", Special Session at NOCS'14 14

Full-system simulations: Gem5

- H50-V100 topology (most typical one among 1,000)
 - Each horizontal link appears with 50% (H50)
 - Each vertical link appears with 100% (V100)
- The best spanning tree root is selected for each message class (i.e., 3 roots for 3 message classes)



Hop count: H50-V100 topology



App exec time: H50-V100 topology

- H50-V100 w/ the worst case
- H50-V100 w/ the best case (50% horizontal links)
- H100-V100 (all horizontal links available = 3D Mesh)

Spanning tree optimization always takes the best case



Energy per flit: H50-V100 topology

- H50-V100 w/ the worst case
- (50% horizontal links)
- H50-V100 w/ the best case
 - H100-V100 (all horizontal links available = 3D Mesh)

Energy for routers, horizontal links, and vertical links



Power management: Vertical links

- <u>5.8mW per 2Gbps channel</u>
- Stop power supply to inductors for low-power
 - "H100-Vn" topology (n =100, 50, 25, 15)
 - Performance/power is improved by spanning tree optimization



Power mgmt: Vertical ON/OFF links

- **H100-Vn** topology (**n** =100, 50, 25, 15)
 - All horizontal links are available (H100)
 - (100-n)% of vertical links are power-gated (Vn)
 - Pick up most typical H100-Vn among 1,000 trials



Power mgmt: Vertical off link selection

Random+SPopt (computation cost: low)

- Stop (100-n)% of vertical links randomly
- Then, spanning tree optimization is performed to mitigate the performance penalty

Exhaustive search (computation cost: HUGE)

 Find the least important vertical links and stop them until (100-n)% of vertical links are removed



Outline: Wireless 3D NoC architectures

- Wireless 3D NoCs (3D WiNoCs) [8min]
 - Wireless 3D IC technology
 3D WiNoC design example (65nm)

[Matsutani,NOCS'11] [Miura,IEEE Micro 13]

- Routing & topology exploration [8min]
 - Spanning tree optimization for irregular WiNoCs
 - Power management via vertical ON/OFF links [Matsutani,ASPDAC'13]
- Adding random NoC chip for 3D WiNoCs [5min]
 - Adding randomness induces small-world effects

- Adding random NoC chip to NoC-less 3D ICs

• Summary [1min] Hiroki Matsutani, "3D WiNoC Architectures", Special Session at NOCS'14

Big picture: 3D WiNoC w/ Random

- Router IP macros have the same # of ports

 Unused ports can be used for long-range links
- In addition, redundant links can be implemented
 - Statically multiplexed by FPGA-like switch boxes
 - By reconfiguring the switch boxes, an unique random topology is generated



Case 1: Random NoC to NoC-less 3D ICs

- Each chip has inductors but does not have 2D NoC
 - Inductors in the same pillar form a vertical broadcast bus
 - Horizontal connectivity is not provided at all (i.e., NoC-less)



Case 1: Random NoC to NoC-less 3D ICs

- Each chip has inductors but does not have 2D NoC
 - Inductors in the same pillar form a vertical broadcast bus
 - Adding a 2D Mesh NoC to such NoC-less 3D IC



Case 1: Random NoC to NoC-less 3D ICs

- Each chip has inductors but does not have 2D NoC
 - Inductors in the same pillar form a vertical broadcast bus
 - Adding a Random NoC to such NoC-less 3D IC



Case 2: Replacing regular NoC w/ random

- 3D WiNoC that consists of three 2D Mesh NoC layers
 - Inductors in neighboring chips form a <u>vertical P2P link</u>
 - E.g., regular 3D Mesh topology (i.e., regular 3D NoC)



Case 2: Replacing regular NoC w/ random

- 3D WiNoC that consists of three 2D Mesh NoC layers
 - Inductors in neighboring chips form a <u>vertical P2P link</u>
 - Replacing regular 2D Mesh with random NoC



Q1: How many random chips do we need?

Number of random chips vs. Average latency



Q2: How should we design random chip?



Packet latency: P2P (mmmm mrrm rrrr)



Packet latency: Bus (---m ---r m--r)



Outline: Wireless 3D NoC architectures

- Wireless 3D NoCs (3D WiNoCs) [8min]
 - Wireless 3D IC technology
 3D WiNoC design example (65nm)

[Matsutani,NOCS'11] [Miura,IEEE Micro 13]

- Routing & topology exploration [8min]
 - Spanning tree optimization for irregular WiNoCs
 - Power management via vertical ON/OFF links [Matsutani,ASPDAC'13]
- Adding random NoC chip for 3D WiNoCs [5min]
 - Adding randomness induces small-world effects
 - Adding random NoC chip to NoC-less 3D ICs
 - Summary [1min]

Summary: 3D WiNoC Architectures

- Inductive-coupling 3D SiP
 - A low cost alternative to build low-volume custom systems by stacking off-the-shelf known-good-dies
 - No special process technology is required; inductors are implemented with metal layers
- Cube-1: A practical 3D WiNoC system
 - Two types: Host CPU chip & Accelerator chips
 - We can customize number & types of chips in SiP



Summary: 3D WiNoC Architectures

- Routing & topology exploration
 - Spanning tree optimization for adhoc 3D WiNoCs
 - Power reduction by **randomly** stopping vertical links
 - Performance/power is improved by spanning tree optimization
- Adding randomness shortens comm. latency
 - Adding <u>random NoC chip</u> to <u>NoC-less 3D ICs</u>

– Replacing regular 2D NoC with random 2D NoC



References (1/2)

- Cube-0: The first real 3D WiNoC
 - H. Matsutani, et.al., "A Vertical Bubble Flow Network using Inductive-Coupling for 3-D CMPs", NOCS 2011.
 - Y. Take, et.al., "3D NoC with Inductive-Coupling Links for Building-Block SiPs", IEEE Trans on Computers (2014).
- Cube-1: The heterogeneous 3D WiNoC
 - N. Miura, et.al., "A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface", IEEE Micro (2013).
- MuCCRA-Cube: Dynamically reconfigurable processor
 - Saito, et.al., "MuCCRA-Cube: a 3D Dynamically Reconfigurable Processor with Inductive-Coupling Link", FPL 2009.

References (2/2)

- Vertical bubble flow control on Cube-0
 - H. Matsutani, et.al., "A Vertical Bubble Flow Network using Inductive-Coupling for 3-D CMPs", NOCS 2011.
 - Y. Take, et.al., "3D NoC with Inductive-Coupling Links for Building-Block SiPs", IEEE Trans on Computers (2014).
- Spanning trees optimization for 3D WiNoCs
 - H. Matsutani, et.al., "A Case for Wireless 3D NoCs for CMPs", ASP-DAC 2013 (Best Paper Award).
- Small-world effects (randomness)
 - H. Matsutani, et.al., "Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips", DATE 2014.
 - M. Koibuchi, et.al., "A Case for Random Shortcut Topologies for HPC Interconnects", ISCA 2012.

37

Backup slides

Hiroki Matsutani, "3D WiNoC Architectures", Special Session at NOCS'14 38